74ALVCH16841DGG

20-bit bus interface D-type latch; 3-state

The 74ALVCH16841 has two 10-bit D-type latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE) and output enable (nOE) control gates.

When nOE is LOW, the data in the registers appears at the outputs. When nOE is HIGH the outputs are in High-impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.

The 74ALVCH16841 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

Features and benefits

Wide supply voltage range of 1.2 V to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
Current drive ±24 mA at V_CC = 3.0 V
MULTIBYTE? flow-through standard pin-out architecture
Low inductance multiple V_CC and GND pins for minimize noise and ground bounce
All data inputs have bushold
Output drive capability 50 Ω transmission lines at 85 °C
3-state non-inverting outputs for bus oriented applications
Complies with JEDEC standards:
- JESD8-5 (2.3 V to 2.7 V)
- JESD8B/JESD36 (2.7 V to 3.6 V)
ESD protection:
- HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
- CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Specified from -40 °C to +85 °C

參數(shù)類(lèi)型

型號(hào)	V_CC (V)	Logic switching levels	Output drive capability (mA)	t_pd (ns)	Power dissipation considerations	T_amb (°C)	Package name
74ALVCH16841DGG	1.2?-?3.6	LVTTL	± 24	2.4	low	-40~85	TSSOP56

封裝

型號(hào)	可訂購(gòu)的器件編號(hào)，（訂購(gòu)碼(12NC)）	狀態(tài)	標(biāo)示	封裝	外形圖	回流焊/波峰焊	包裝
74ALVCH16841DGG	74ALVCH16841DGG,11 (935259090118)	Active	ALVCH16841	TSSOP56 (SOT364-1)	SOT364-1	SSOP-TSSOP-VSO-WAVE	SOT364-1_118

環(huán)境信息

型號(hào)	可訂購(gòu)的器件編號(hào)	化學(xué)成分	RoHS	RHF指示符
74ALVCH16841DGG	74ALVCH16841DGG,11	74ALVCH16841DGG

品質(zhì)及可靠性免責(zé)聲明

Series

文檔 (8)

文件名稱(chēng)	標(biāo)題	類(lèi)型	日期
74ALVCH16841	20-bit bus interface D-type latch; 3-state	Data sheet	2024-07-10
SOT364-1	3D model for products with SOT364-1 package	Design support	2020-01-22
alvch16841	alvch16841 IBIS model	IBIS model	2013-04-08
Nexperia_package_poster	Nexperia package poster	Leaflet	2020-05-15
SOT364-1	plastic, thin shrink small outline package; 56 leads; 0.5 mm pitch; 14 mm x 6.1 mm x 1.2 mm body	Package information	2022-06-23
SOT364-1_118	TSSOP56; Reel pack for SMD, 13"; Q1/T1 product orientation	Packing information	2020-04-21
74ALVCH16841DGG_Nexperia_Product_Reliability	74ALVCH16841DGG Nexperia Product Reliability	Quality document	2024-06-16
SSOP-TSSOP-VSO-WAVE	Footprint for wave soldering	Wave soldering	2009-10-08

支持

如果您需要設(shè)計(jì)/技術(shù)支持，請(qǐng)告知我們并填寫(xiě) 應(yīng)答表我們會(huì)盡快回復(fù)您。

模型

文件名稱(chēng)	標(biāo)題	類(lèi)型	日期
alvch16841	alvch16841 IBIS model	IBIS model	2013-04-08
SOT364-1	3D model for products with SOT364-1 package	Design support	2020-01-22

訂購(gòu)、定價(jià)與供貨

型號(hào)	Orderable part number	Ordering code (12NC)	狀態(tài)	包裝	Packing Quantity	在線購(gòu)買(mǎi)
74ALVCH16841DGG	74ALVCH16841DGG,11	935259090118	Active	SOT364-1_118	2,000	訂單產(chǎn)品

樣品

作為 Nexperia 的客戶(hù)，您可以通過(guò)我們的銷(xiāo)售機(jī)構(gòu)訂購(gòu)樣品。

如果您沒(méi)有 Nexperia 的直接賬戶(hù)，我們的全球和地區(qū)分銷(xiāo)商網(wǎng)絡(luò)可為您提供 Nexperia 樣品支持。查看官方經(jīng)銷(xiāo)商列表。

How does it work?

The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.

交互式數(shù)據(jù)手冊(cè)

可訂購(gòu)部件

型號(hào)	可訂購(gòu)的器件編號(hào)	訂購(gòu)代碼(12NC)	封裝	從經(jīng)銷(xiāo)商處購(gòu)買(mǎi)
74ALVCH16841DGG	74ALVCH16841DGG,11	935259090118	SOT364-1	訂單產(chǎn)品