可訂購部件
型號 | 可訂購的器件編號 | 訂購代碼(12NC) | 封裝 | 從經(jīng)銷商處購買 |
---|---|---|---|---|
74LVC2G240DC-Q100 | 74LVC2G240DC-Q100H | 935303847125 | SOT765-1 | 訂單產(chǎn)品 |
進一步了解Nexperia的豐富產(chǎn)品組合,比如二極管、雙極性晶體管、ESD保護器件、MOSFET器件、氮化鎵場效應晶體管(GaN FET)、絕緣柵雙極晶體管(IGBT)以及模擬IC和邏輯IC。我們的器件廣泛應用于汽車、工業(yè)、移動和消費等多個領域,幾乎為世界上所有電子設計提供支持。
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more informationDual inverting buffer/line driver; 3-state
The 74LVC2G240-Q100 is a dual inverting buffer/line driver with 3-state outputs. The output enable inputs 1OE and 2OE, control the 3-state outputs. A HIGH level at pins nOE causes the outputs to assume a high-impedance OFF-state. Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and fall times.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC2G240-Q100 as a translator in a mixed 3.3 V and 5 V environment.
It is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant input/output for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
±24 mA output drive (VCC = 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
型號 | VCC (V) | Logic switching levels | Output drive capability (mA) | fmax (MHz) | Nr of bits | Power dissipation considerations | Tamb (°C) | Package name |
---|---|---|---|---|---|---|---|---|
74LVC2G240DC-Q100 | 1.65?-?5.5 | CMOS/LVTTL | ± 32 | 175 | 2 | low | -40~125 | VSSOP8 |
Model Name | 描述 |
---|---|
|
型號 | 可訂購的器件編號,(訂購碼(12NC)) | 狀態(tài) | 標示 | 封裝 | 外形圖 | 回流焊/波峰焊 | 包裝 |
---|---|---|---|---|---|---|---|
74LVC2G240DC-Q100 | 74LVC2G240DC-Q100H (935303847125) |
Active | V40 |
VSSOP8 (SOT765-1) |
SOT765-1 | SOT765-1_125 |
型號 | 可訂購的器件編號 | 化學成分 | RoHS | RHF指示符 |
---|---|---|---|---|
74LVC2G240DC-Q100 | 74LVC2G240DC-Q100H | 74LVC2G240DC-Q100 |
文件名稱 | 標題 | 類型 | 日期 |
---|---|---|---|
74LVC2G240_Q100 | Dual inverting buffer/line driver; 3-state | Data sheet | 2023-08-21 |
Nexperia_document_guide_MiniLogic_PicoGate_201901 | PicoGate leaded logic portfolio guide | Brochure | 2019-01-07 |
SOT765-1 | 3D model for products with SOT765-1 package | Design support | 2020-01-22 |
lvc2g240 | 74LVC2G240 IBIS model | IBIS model | 2014-10-20 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
VSSOP8_SOT765-1_mk | plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body | Marcom graphics | 2017-01-28 |
SOT765-1 | plastic, very thin shrink small outline package; 8 leads; 0.5 mm pitch; 2 mm x 2.3 mm x 1 mm body | Package information | 2022-06-03 |
SOT765-1_125 | VSSOP8; Reel pack for SMD, 7''; Q3/T4 product orientation | Packing information | 2020-04-21 |
74LVC2G240DC-Q100_Nexperia_Product_Reliability | 74LVC2G240DC-Q100 Nexperia Product Reliability | Quality document | 2024-06-16 |
型號 | Orderable part number | Ordering code (12NC) | 狀態(tài) | 包裝 | Packing Quantity | 在線購買 |
---|---|---|---|---|---|---|
74LVC2G240DC-Q100 | 74LVC2G240DC-Q100H | 935303847125 | Active | SOT765-1_125 | 3,000 | 訂單產(chǎn)品 |
作為 Nexperia 的客戶,您可以通過我們的銷售機構(gòu)訂購樣品。
如果您沒有 Nexperia 的直接賬戶,我們的全球和地區(qū)分銷商網(wǎng)絡可為您提供 Nexperia 樣品支持。查看官方經(jīng)銷商列表。
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.