可訂購部件
型號 | 可訂購的器件編號 | 訂購代碼(12NC) | 封裝 | 從經(jīng)銷商處購買 |
---|---|---|---|---|
74LVT573BQ | 74LVT573BQ,115 | 935285607115 | SOT764-1 | 訂單產(chǎn)品 |
進一步了解Nexperia的豐富產(chǎn)品組合,比如二極管、雙極性晶體管、ESD保護器件、MOSFET器件、氮化鎵場效應晶體管(GaN FET)、絕緣柵雙極晶體管(IGBT)以及模擬IC和邏輯IC。我們的器件廣泛應用于汽車、工業(yè)、移動和消費等多個領域,幾乎為世界上所有電子設計提供支持。
Register once, drag and drop ECAD models into your CAD tool and speed up your design.
Click here for more information3.3 V octal D-type transparent latch; 3-state
The 74LVT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the latches. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs
Wide supply voltage range from 2.7 to 3.6 V
Inputs and outputs arranged for easy interfacing to microprocessors
3-state outputs for bus interfacing
Common output enable control
Overvoltage tolerant inputs to 5.5 V
BiCMOS high speed and output drive
Direct interface with TTL levels
Input and output interface capability to systems at 5 V supply
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
Live insertion and extraction permitted
No bus current loading when output is tied to 5 V bus
Power-up reset
Power-up 3-state
IOFF circuitry provides partial Power-down mode operation
Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)
ESD protection:
HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
Specified from -40 °C to +85 °C
型號 | VCC (V) | Logic switching levels | Output drive capability (mA) | tpd (ns) | Power dissipation considerations | Tamb (°C) | Package name |
---|---|---|---|---|---|---|---|
74LVT573BQ | 2.7?-?3.6 | TTL | -32/+64 | 2.7 | medium | -40~85 | DHVQFN20 |
Model Name | 描述 |
---|---|
|
型號 | 可訂購的器件編號,(訂購碼(12NC)) | 狀態(tài) | 標示 | 封裝 | 外形圖 | 回流焊/波峰焊 | 包裝 |
---|---|---|---|---|---|---|---|
74LVT573BQ | 74LVT573BQ,115 (935285607115) |
Active | LVT573BQ |
DHVQFN20 (SOT764-1) |
SOT764-1 | SOT764-1_115 |
文件名稱 | 標題 | 類型 | 日期 |
---|---|---|---|
74LVT573 | 3.3 V octal D-type transparent latch; 3-state | Data sheet | 2024-06-07 |
SOT764-1 | 3D model for products with SOT764-1 package | Design support | 2019-10-03 |
lvt573 | lvt573 IBIS model | IBIS model | 2013-04-09 |
Nexperia_package_poster | Nexperia package poster | Leaflet | 2020-05-15 |
DHVQFN20_SOT764-1_mk | plastic, dual in-line compatible thermal enhanced very thin quad flat package; 20 terminals; 0.5 mm pitch; 2.5 mm x 4.5 mm x 0.85 mm body | Marcom graphics | 2017-01-28 |
SOT764-1 | plastic, leadless dual in-line compatible thermal enhanced very thin quad flat package; 20 terminals; 0.5 mm pitch; 4.5 mm x 2.5 mm x 1 mm body | Package information | 2022-06-21 |
SOT764-1_115 | DHVQFN20; Reel pack for SMD, 7''; Q1/T1 product orientation | Packing information | 2020-04-21 |
74LVT573BQ_Nexperia_Product_Reliability | 74LVT573BQ Nexperia Product Reliability | Quality document | 2024-06-16 |
lvt | lvt Spice model | SPICE model | 2013-05-07 |
型號 | Orderable part number | Ordering code (12NC) | 狀態(tài) | 包裝 | Packing Quantity | 在線購買 |
---|---|---|---|---|---|---|
74LVT573BQ | 74LVT573BQ,115 | 935285607115 | Active | SOT764-1_115 | 3,000 | 訂單產(chǎn)品 |
作為 Nexperia 的客戶,您可以通過我們的銷售機構訂購樣品。
如果您沒有 Nexperia 的直接賬戶,我們的全球和地區(qū)分銷商網(wǎng)絡可為您提供 Nexperia 樣品支持。查看官方經(jīng)銷商列表。
The interactive datasheets are based on the Nexperia MOSFET precision electrothermal models. With our interactive datasheets you can simply specify your own conditions interactively. Start by changing the values of the conditions. You can do this by using the sliders in the condition fields. By dragging the sliders you will see how the MOSFET will perform at the new conditions set.